Which set of truth table input signals will result in an output signal value of 1 from the 'AND' gate as shown in the illustration?